# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No.

10/627,479

Applicant

: Kazushi Higashi et al.

Filed

July 25, 2003

Title

ELECTRONIC PART MOUNTING APPARATUS AND

**METHOD** 

Conf. No. TC/A.U.

4217 2835

Examiner

TBD

Customer No.

000,116

Docket No.

35955

## <u>INFORMATION DISCLOSURE STATEMENT</u>

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

#### Sir/Madam:

In accordance with Rule 56, applicants are aware of the publications listed in the enclosed copy of Patent Office Form 1449. A copy of each of the publications is enclosed herewith. Translations and partial translations enclosed herewith were not prepared by, nor at the direction of, applicants or their assignees. Applicants and Assignees make no representation that these translations are complete or correct.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Mail Stop Amendment, P.O. Box 1450, Alexandria, VA 22313-1450 on the date indicated below.

Michael W. Garvey

Name of Attorney for Applicant(s)

February 2, 2005

Date

Signature of Attorney

If there are any fees associated with this communication, please charge said fees to Deposit Account No. 16-0820, Order No. 35955.

Respectfully submitted,

PEARNE & GORDON LLP

By:

Michael W. Garvey, Reg. No. 35878

1801 East 9th Street Suite 1200 Cleveland, Ohio 44114-3108 (216) 579-1700

Date: February 2, 2005

Form PTO-1449

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 35955

SERIAL NO. 10/627,479

# INFORMATION DISCLOSURE CITATION BY APPLICANT (USE SEVERAL SHEETS IF NECESSARY)

APPLICANT: Kazushi Higashi et al.

Page 1 of 1

FILING DATE: **July 25, 2003** 

GROUP ART UNIT: 4217

### **U.S. PATENT DOCUMENTS** Document No. Name Subclass Filing Date Examiner Date Class Initial Α В $\mathbf{C}$ D Ε F G Η FOREIGN PATENT DOCUMENTS Document No. Class Subclass Translation Date Country Ι 10/1991 Љ Eng. abstract & 3-241755 Partial Trans. Attached J OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.) "Development of chip-on-chip bonding process at a room temperature (with copper, a bumpless bonding is also possible)", Semiconductor Sangyo Newspaper, June 12, 2002, pg. 9, Sangyo Times Inc., Tokyo, Japan. L "Development of chip-on-chip bonding process at a room temperature by a superbonder", Electronic Materials, July 1, 2002, pp. 8-9, Vol. 41 No. 7, Kogyo Chosakai Publishing Co., Ltd., Tokyo, Japan. "Ultrasonic Flip Chip Bonding Technology for LSI Chip with High Pin Counts" by M Kajiwara et al., from Proceedings of the 7th Symposium on Microjoining and Assembly Technology in Electronics, February 1, 2001, pp. 16166, Japan Welding Society, Tokyo, Japan. N Examiner: Date Considered \*Examiner: Initial if reference considered, regardless of whether citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.